Abstract. In this paper, a review of Phase Locked Loop (PLL) algorithms and symmetrical component extraction methods intended for grid-connected power electronic converters are presented. Proposed classification is based on voltage representation in three coordinates: natural (abc), stationary (αβ) and rotating coordinates (dq). The three selected algorithms are described in details: Dual Second Order Generalized Integrator (DSOGI-PLL), Dual Virtual Flux -both in stationary coordinates. The third one, in rotating dq coordinates, is Dual Synchronous Reference Frame PLL (DSRF-PLL). A comparison of PLL algorithms is presented. Also, selected experimental results are given to verify practical application of discussed algorithms.
Introduction
Electrical grid is always struggling with problem of voltage disturbances. Recently, this issue has became substantially severe, as the conventional electrical infrastructure is extending. Revolution of electrical system has been proceeding since introduction of Distributed Generation (DG) [1] and Renewable Energy Sources (RES) to the electrical grid. Integration of different technologies leads to increasing diversity of grid, including smart grids, and forces more restrictive standards. Restrictions for RES and DG power quality are given in each country in so called "grid codes". Among grid requirements for RES there are: operation with certain power factor (close to unity), limited harmonic content of injected current, continuous operation under voltage distortions, etc. Most of these requirements can be satisfied with proper control of grid connected converter [2] [3] [4] . Therefore, RES use power electronic converters to adapt generated power parameters to those required by electrical grid.
On the other hand, many of power electronic devices are introduced to the grid specially to compensate for decreasing power quality. Most of installations are ordered by industrial customers to protect against voltage dips, higher harmonics or flicker and constitute group called CUPS (Custom Power Systems). The CUPS includes devices like: DVR, D-STATCOM, UPS and others. There are also devices installed for transmission system support, called FACTS (Flexible AC Transmission Systems), like: STATCOM, SVC, SSSC, UPFC and others [5, 6] .
Every of above mentioned grid-connected device has to be precisely synchronized with grid voltage. It is significant due to generating high quality energy by RES as well as compensating energy by CUPS or FACTS [7] . It is essential also for different kinds of load, which without synchronization, introduce distortions to grid voltage. Therefore, accurate phase angle information of grid voltage is indispensable for proper operation of every grid-connected power converter. Table 1 contains different grid-connected devices with necessary grid synchronization, cooperating with power converters. In order to obtain synchronization Phase Locked Loop (PLL) is implemented to control algorithm of grid-connected converter. The objective of PLL's is calculation of stable and undisturbed phase angle of grid during any voltage conditions, especially including distorted voltage.
A variety of PLL structures are described in literature but there is no clear classification. This paper presents plain division based on coordinates in which PLL operates. The classification focuses only on three-phase applications aimed for digital implementation on DSP platform.
In this article three best promising PLL algorithms are described. The selection is based on previous reviews [8] [9] [10] [11] [12] and authors' deep research. Moreover, in this paper evaluation criterions are proposed to verify the best operating algorithm. In simulation process three chosen algorithms were verified due to selected criterions. The results of analysis are summarized in conclusions.
Application and structure
The PLL structure is a feedback algorithm, which automatically adjusts the phase of locally generated signal to match the phase of an input signal. Basic concept was presented by Bellescise in 1932 [13] and it was widely used in radio communication. In grid-connected converter applications, PLL is crucial for control algorithm performance. Among common tasks, where PLL is used are:
• Active and reactive power control;
• Voltage regulation, dips and flicker compensation; • Grid monitoring: fault detection by angle/frequency detection, power factor calculation; • Smart grid control: islanding detection, connecting/disconnecting process control, fault ride through; • Current control: higher harmonics and reactive power compensation; • others.
The basic scheme of PLL consists of three block units as shown in Fig. 1a . The first one is Phase Detector (PD), which is responsible for generation signal proportional to the phase difference between input signal and the signal generated by internal oscillator called VCO. The task of Loop Filter (LF) is to attenuate the high-frequency components from PD output. The Voltage Controlled Oscillator (VCO) generates at its output a periodic signal, which frequency is shifted with respect to a given basic frequency.
This concept suits to basic PLL algorithms operating in abc natural coordinates, when grid voltage is not polluted. In a distorted voltage conditions, the synchronization with electrical grid becomes a challenge. The phase detection by direct methods can lead to significant errors due to voltage variations like dips, change of phase and frequency, higher harmonics or low harmonic distortions, like flicker. Distorted phase angle information affects control algorithm. Under distorted grid voltage, converter no longer produces or consumes energy fulfilling quality requirements. It can lead to "domino effect", where one distortion causes another, and leads to serious power deterioration. Hence, PLL should be immune to any variation in electrical system.
After deep analysis and research, authors claim that PLL in natural coordinates are not sufficiently immune to grid voltage variations and only transformation to αβ or dq coordinates assures proper filtration of above mentioned distortions.
Advanced PLLs, operating in αβ and dq coordinates, have different, than the classic algorithms, structure presented in Grid synchronization and symmetrical components extraction with PLL algorithm... The Component Extractor CE can operate in three types of reference coordinates: natural (abc), stationary (αβ) and rotating coordinates (dq). In the literature variety of different PLL algorithms exists, but each of them can be assigned to one of these three groups, depending on the reference coordinates. Basing on this criterion, classification of PLL algorithms is shown in Fig. 2 . To each coordinate used, a few examples of common used PLL are given.
Requirements
According to latest trends in converters' control, any PLL algorithm should execute fast and precise detection of the amplitude and phase of the positive and negative voltage components [9] . It is possible with mathematical transformations based on instantaneous symmetrical components theory [14] . Separate voltage components are calculated using decoupling networks in respective reference coordinates. In this paper three PLL structures including sequence estimation were chosen for studies. Yet, none criterion, giving simple method of comparison, has not been set. One method [15] is based on parameters comparison of second order transfer function of PLL algorithms. It is complicated and does not give any clear results and conclusions. Other methods also do not give obvious classification.
The grid voltage distortions cause variations of positive and negative voltage component in all coordinates. The best visibility of distortions can be achieved in dq coordinates due to transforming sinusoidal signals (from abc and αβ) into DC quantities. In dq coordinates, ideal voltages are uninterrupted DC signals. When a distortion in grid voltage occurs, the variations of DC signal is much better noticeable and filtered than in sinusoidal system (like abc or αβ). The second advantage of transforming voltages (even in αβ) to dq is using SRF-PLL, which gives the best operating performance as VCO.
Therefore, the criterions for measuring PLL operation are:
• Overshoot of estimated positive voltage component in q axis U + q ;
• Settling time of U q ;
• Overshoot of angular speed error ∆ω;
• Settling time of ∆ω;
• THD of sinus function of estimated phase angle;
The settling time t s and overshoot are measured from the start of transient to the time in which the system stays within 2% of the steady-state response. The comparison of three PLL algorithms were carried out, according to these criterions.
PLL in abc natural coordinates
Filtering method in natural reference coordinates does not require any coordinate transformation -only grid voltage measurement signals are used. Most of the PLL in abc axes operates as single-phase. There are solutions using three independent PLLs for every phase or only one algorithm for e.g. in a phase. This concept is not reliable due to unsymmetrical distortion in grid voltage. Three different PLLs significantly increase computational effort.
The most popular phase detection algorithm is zero crossing method [10, 16] . The significant disadvantage of the method is sensitivity for any voltage distortions. Therefore, it is not used in power applications. Some applications of single-phase PLL employ Fourier analysis -mathematical tool transforming given function to frequency domain and vice versa. As a PLL the Recursive Discrete Fourier Transform (RDFT) is used instead of Discrete Fourier Transform to reduce computational effort. The RDFT is used to implement a discrete adaptive band-pass filter. The serious disadvantage of methods, based on Fourier analysis, is exact dependence on fundamental frequency, especially under frequency variations.
Among PD methods in abc coordinates, the phase adaptive PLL, using a single-phase enhanced phase-locked loop (EPLL), deserves mentioning. It bases on idea of an adaptive band pass filter [12, 17, 18] . In this method, a set of two orthogonal signals, synchronized with the phase voltage, are outputs of the EPLL. These signals are processed using the instantaneous symmetrical components method to calculate Other concept bases on representation of single phase signal as an virtual vector and use of PLL operating in stationary coordinates. However, it requires generation of orthogonal component -so called quadrature signal generation, therefore is characterized by delay. Among them are Delay Signal Cancelation (DSC) [19] , described below or Hilbert Transform [20] .
PLL in dq synchronous rotating coordinates
In the PLL algorithm operating in dq rotating coordinates, voltage signals are transformed to Synchronous Rotation Frame (SRF), where in ideal conditions three-phase sinusoidal voltages become two DC signals. The basic solution of PLL in SRF, called SRF-PLL, is presented in Fig. 3 [21] . It is based on PI controller, widely used in almost all control algorithms for converters, for example in Voltage Oriented Control (VOC) [2, 3] . The PI controller adjusts estimated frequency, by controlling U q to be zero, so that d-axis follows grid voltage vector. Signal of integrated frequency represents phase angle ϕ * and is used for coordinates transformation. Any distortion of grid voltage is seen as a disturbance in SRF, particularly negative voltage sequence becomes 2 nd harmonic component. It causes variation of estimated phase angle resulting in improper coordinates transformation.
One of basic solution for this problem is SRF-PLL with LPF. However, the dynamic is slow and phase shift is introduced to signal. The second is resonant filters [22] , which is also slow but is immune to higher harmonics and does not lead in phase shift. Less common technique for PLL is Moving Average Filter, which performance is similar to LPF [23] . Repetitive controller operates like band-pass filter and improves elimination of higher harmonics. It filters out odd harmonics and even are left. Repetitive controller presented in [24] is immune to 2 nd harmonic as well. Delayed Signal Cancelation (DSC) is a filtering method, based on combination of time delayed synchronous coordinates magnitudes [19, 25] . To eliminate negative sequence, which appears as 2 nd harmonic oscillation, the output of DSC filter is a sum of voltage in d or q axis and the same voltage delayed by quarter of period. There are also PLLs' method based on predictive filters and moving average filters [26] , phasors estimation [27] or lead filter (lead SRF-PLL) [28] . In decoupling network, after a stabilization period, the signal on the axes DSRF are free of variations and the amplitude of the m and n components are precisely calculated [31] , what is presented in Fig. 4b . The cut-off frequency sets around ω/ √ 2, gives the best results (ω is estimated fundamental grid frequency).
For calculating phase angle from positive voltage component U + d , standard SRF-PLL is employed. The concept is presented in [19, 32] and evaluation is given in [33, 34] .
PLL in αβ stationary reference coordinates
Representation of three-phase voltage as a complex vector in αβ plane allows to use simple arcus tangens function for phase extraction. As this methods operates without any filters, it instantaneously responds to any kind of distortion in grid voltage. Hence, the angle calculated by arcus tangens is often a reference for content of distortions. Many solutions for distortion rejection in αβ were proposed: filters basing on notch, vector or low pass filters, which effectiveness is not satisfactory [35, 36] , as well as band-pass or delay filters [37] .
Dual Second Order Generalized
Integrator DSOGI-PLL. Among many approaches of filtering in αβ coordinates, the frequency-adaptive positive-sequence detection, called Dual Second Order Generalized Integrator DSOGI can be distinguished. It utilizes Second Order Generalized Integrator (SOGI) based filters [37] , shown in Fig. 5 . They are characterized by second order transfer functions:
where ω -grid voltage angular frequency; k -damping factor. The lower k is, the better higher harmonics are damped, but dynamics is reduced. In literature [5, 37] k factor was selected experimentally and is equal to 1/ √ 2. Characteristic features that enable their use for filtering is unity gain and certain phase shifts for nominal frequency: first transfer function (1) does not introduce phase delay, while second (2) shifts signal by −90
• , generating orthogonal component. This feature allows to introduce coupling network to estimate positive sequence of grid voltage. The phase of filtered signal can be calculated either by arcus tangens function or by SRF-PLL. Using of SRF-PLL is described below. The DSOGI is characterized by good filtering of most distortions. What is significant, also higher frequencies are effectively damped.
Virtual Flux.
The idea of Virtual Flux (VF) in application for power converters control was presented by Bhattacharaya in 1996 [38] and was consequently developed and improved [39, 40] . The flux components ψ α and ψ β are calculated as:
To eliminate grid voltage sensors, virtual flux can be estimated as:
Because of integral relationship, the virtual flux converter vector is 90
• lagging from the inverter voltage vector. Finally, grid voltage vector position is expressed as: Basically, the VF was used as grid voltage estimator. Integration results in attenuation of higher harmonics. Then, by employing arctan, VF is used to phase angle calculations. Authors decided to introduce VF into basic schema SRF-PLL due to improve performance and unify selected to review algorithms.
In practice, a pure integrator for estimation VF cannot be used due to DC offset, which leads output signal to saturation. A sufficient solution is to use Low Pass Filter (LPF) with bandwidth set lower than grid frequency [41] . The drawback of VF is slower response in time domain than PLL presented above.
The solution of this problem is Dual Virtual Flux (DVF), presented in [42, 43] . The DVF gives much faster time response, precise phase shift and small amplitude attenuation. Cascading two adaptive LPFs, with a cut-off frequency equals 50 Hz, produces exactly 90
• phase shift and 50% of original amplitude. Additionally used decoupling network gives opportunity to calculate two phase signal: positive and negative. The complete block of DVF-PLL is shown in Fig. 6. 
Results
After theoretical analysis of three PLL algorithms, simulation process was carried out in Matlab Simulink environment. Discrete implementation of DSOGI-PLL, DSRF-PLL and DVF-PLL was indispensable. During simulation process, operating of PLLs in presence of voltage dips, higher harmonics and frequency jumps was verified. In simulated oscillograms all variations occurs at 0.2 s.
7.1. Positive and negative sequence estimation during single phase 50% voltage dip. Firstly, the positive and negative sequence estimation was tested. Grid voltage was distorted by single phase 50% depth dip. In a general case the multiphase sinusoidal waveforms can be represented by superposition of positive, negative and zero sequence [14] . With symmetrical sinusoidal voltage only positive sequence is present. During voltage dip one or more phase voltages drop or phase shift can appear, introducing negative sequence [30] . In the Synchronous Reference Frame (SRF) it appears as oscillation with doubled grid frequency. The zero sequence does not appear in three-wire connection.
During single phase dip the negative sequence of voltage occurs, what influences voltages in all coordinates: abc (Fig. 7a), αβ (Fig. 7b) and dq (Fig. 8) . In αβ plane, the grid voltage during dip is no longer circular but becomes elliptical. Owning to employed sequence estimators: DSOGI (Fig. 8a) , DSRF (Fig. 8b), DVF (Fig. 8c) , αβ plane in every case remains circular. The visibility of distortions in αβ plane is poor, better results gives signals presented as DC quantities in SRF. Hence, for further verification, signals in SRF will be compared.
In the SRF sinusoidal signals become DC quantities, which greatly simplifies system analysis and also converter control algorithm. The appearance of negative sequence introduces 100 Hz oscillations (Fig. 9a) both in d and q axes. Due to use of symmetrical components estimators, voltage in dq remains DC quantity. Process of estimation generates transient state, what leads to overshoot. The larger overshoot in U q (10.5 V) is in DSOGI. Additionally, the DSOGI does not assure protection from negative sequence and U q is still oscillating. Remaining DSRF and DVF do not oscillate. In the DSRF's the overshoot is 10 V and DVF's is 8 V. The settling time t s of estimated voltages is comparable. The fastest of algorithms is DVF and the THD factor of sinus of estimated phase angle is negligible. In 0.2 s two phase 50% depth voltage dip occurs (Fig. 10a ) and αβ plane is more flattened comparing to single phase dip (Fig. 10b) . The presence of negative sequence causes oscillation of voltages, estimated in the simplest way by basic SRF-PLL (Fig. 11a) . Als, oscillations occurs in angular frequency estimated by DSOGI-PLL (Fig. 11b) .
The grid voltage phase angle during two phase voltage dip is distorted by 2 nd harmonic, which appears as oscillations and displacement (Fig. 12) . The phase angles estimated by DSOGI-PLL, DSRF-PLL and DVF-PLL are not shifted and are stable. The THD of voltage generated by estimators is negligible. Fig. 13a and in αβ I presented in Fig. 13b .
The angular frequency of grid voltage estimated by the basic SRF-PLL is oscillating with amplitude 50 V. The smallest oscillations and the fastest setting time is in the angular frequency estimated by DVF-PLL.
Estimated phase angle in every case is stable but the highest THD generates DSRF-PLL and the smallest in DVF-PLL. The THD of phase angle filtrated by PLL algorithms is in all cases below 1% (Fig. 15) .
The tests were also carried out during frequency jump from 50 Hz to 47 Hz. The frequency jump does not distort phase angle or angular speed so heavily as it takes place during voltage dips or higher harmonics. Therefore, the results of operating estimators during frequency jump have not been presented in this paper. 
Conclusions
This paper presents the review and comprison of PLL algorithms. Three groups of PLL algorithms are distinguished, due to signals transformations: basic in abc, αβ and in dq coordinates. To evaluate best PLL algorithm, a set of criterions, based on DC quantities in dq axes, were proposed (overshoot and settling time of voltage U q and angular speed error ∆ω, THD content in phase angle).
During tests, operation of three selected algorithms (DSOGI-PLL, DSRF-PLL and DVF-PLL) under grid voltage distortions is analyzed. The results for 50% two phase voltage dip (DIP) and 15% content of 5 th harmonic (HAR.) are summarized in Table 2 . The oscillations in signals are marked with letter O. During tests, the DSOGI-PLL occurred the worst one among three chosen algorithms. It gives the largest oscillations in positive voltage component and angular speed, during existence of negative component. Also, its settling time was the longest one. The advantage of DSOGI-PLL is the smallest overshoot in comparison to the fastest DVF-PLL or DSRF-PLL. The THD of estimated phase angle is negligible in all three algorithms (less than 1%).
Under higher harmonic appearance all three PLL algorithms generate oscillations (the biggest one DSRF-PLL, the smallest one DVF-PLL). The THD factor of three phase angle was attenuated (below 1%). In this case, the fastest was again the DVF-PLL and the largest overshoot occurs at the DSRF-PLL. The frequency jump is less heavy to compensate than dips or higher harmonics for all PLL algorithms. The overshoot is significantly smaller. The fastest algorithm was the DVF-PLL with result 0.03 s.
The best results under voltage dips, higher harmonics or frequency jump appearance was obtained using DVF-PLL. Among its advantages there are high dynamics and high severity to grid voltage distortions. The disadvantage of DVF-PLL is overshoot during transient state, which is quickly attenuated by filters. The DSOGI-PLL is sensitive to voltage dips and DSRF-PLL to higher harmonics.
